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CHAPTER 1
Introduction
1.1 Motivation
Miniature sensor nodes have recently enabled new application spaces in VLSI. In the continu-
ation of Bell’s Law [1], the size of computing systems have been shrunk down to cubic-millimeter
scale (e.g. Michigan micro-mote) [2]. Especially, since the term “Smart Dust” was coined [3],
rapid advances in low-power wireless sensor nodes have been driving the realization of Internet
of Things [4]. With a unique feature set such as wireless communication, energy harvesting, the
small form-factor, thus enabling non-invasive and secure placement, the sensor nodes have been
developed for a number of applications such as medical, infrastructure, and surveillance [5–8].
For example, biomedical sensors have significantly increased the quality of medical care through
miniaturization. Fig. 1.1 shows how the implantable cardiac pacemakers have changed in size.
Their size has been reduced by 35 times over the last 54 years. There are the reasons for cre-
ating smaller biomedical devices: 1) with a smaller device, implantation can be done through a
minimally invasive surgery or even a syringe; 2) small devices have better bio-compatibility and
reduce foreign body rejection; 3) the small size allows devices to be placed in new locations where
the space is very limited, like eyes, which enables more efficient treatments for a disease, such as
glaucoma [9].
There has been active research on miniaturization of the sensing systems [5,6,9,10]. As shown
in Fig. 1.2, the size of the bare die is often 1 ∼ 2 mm. However, the associated systems, which
are shown in the bottom of Fig. 1.2, are typically much larger than the bare die, resulting in
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Figure 1.1: Miniaturization of implantable pacemakers.
Figure 1.2: Examples of recent miniature sensing systems.
2
Figure 1.3: Batteries.
the size up to centimeters, due to included peripherals such as electrodes, batteries, and casings.
This leads to the first design challenge for electronics of the miniaturized systems; the maximum
physical battery size is severely limited, so is the battery storage capacity. This issue becomes more
important in implantable biomedical sensing systems, where the battery cannot be easily replaced,
since it requires a surgery which would be difficult and expensive. As a result, low-power circuit
design and energy harvesting techniques need to be investigated to allow the system operation
within a very small power budget. Another important issue is that discrete components cannot
be used due to the size constraint. This limits use of off-chip components such as a high-density
capacitor, a high q-factor inductor, and a precise crystal oscillator. Thus, it requires design of high
quality on-chip references, DC-DC converters, and RF frequency synthesizers. Of course, there
are other challenges as well (e.g. packaging). However, in this dissertation, we will focus on the
low power circuit and energy harvesting techniques.
Fig. 1.3 shows alkaline and lithium coin batteries, which are used widely in everyday life. From
these two large batteries, Fig. 1.4 shows available average power budget for desired lifetime [11].
With 10 µW average power, a system can be sustained for over a decade. However, these large-
size batteries cannot be used for a miniature sensor node. Fig. 1.3 also shows a mm-scale lithium
thin-film battery, which is designed for the miniature systems. As the battery size is reduced, its
battery storage capacity is also limited as shown in the blue line in Fig. 1.4. With 2 nW to 200
nW average power consumption, a system can survive several days (up to a month). This lifetime
3
Figure 1.4: Average power budget for desired lifetime with different batteries.
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Figure 1.5: Michigan Micro-Mote: a mm-scale sensing platform [2].
can then be extended with the help of an energy harvester. If the harvested power is larger than the
average power of the system, the lifetime becomes no longer limited by the battery capacity but by
the battery endurance, i.e., the number of charging cycles till the battery becomes worn out.
With this energy limitation, a mm-scale sensing platform, called Michigan micro-mote, has
been developed [2]. In order to optimize circuit performance, the system is constructed from
die fabricated in different technologies which are then stacked and wire-bonded together. Fig.
1.5 shows the wire bonding scheme for electrical connectivity. The stacked structure increases
silicon area per unit volume and also makes it easy to swap layers in and out for flexibility in
system configuration. To create a sensor system for new applications, end users can design an
application-specific layer in a preferred technology, which complies with the given system power
and communication interface. Fig. 1.6 shows a mm-scale temperature sensing system based on the
platform [12]. Its size is 1.1mm × 2.2mm × 1mm and consists of an energy harvester, a recharge-
5
Figure 1.6: mm-scale temperature sensing system [12].
Figure 1.7: Implantable pressure monitor [13].
6
able thin-film lithium battery, a temperature sensor, an ARM processor, a 3kB retentive SRAM,
power management circuits, and a near-field radio transmitter. For inter-layer communications,
a low-power serial protocol, called Mbus, is used. This temperature sensing system has 8 nW
standby power. With self-starting harvesting, it can sustain indefinitely in the room light condition,
which is about 400 lux. In this condition, the system has survived a long-term test (over 1month of
operation), which is also shown in Fig. 1.6. Fig. 1.7 shows another miniature system, which is an
implantable pressure monitor [13]. The system is small enough to be placed on the side of a nickel.
This pressure monitor includes a MEMS pressure sensor and a capacitive-to-digital converter. The
system was implanted in a mouse and radio signals were received from the in-vivo sensor.
In these miniature sensing systems, there are four different energy flows: 1) energy harvester
from a source (e.g., solar cells) to the battery; 2) power delivery circuits (e.g., Power Management
Unit); 3) always-on circuits; 4) duty-cycled circuits. Available energy from the source of the
harvester changes depending on the environmental condition, and the load current also changes
considerably due to the duty-cycled operation. In such a dynamic system, an optimization of
the energy harvester and the power converter is a key issue. In order to minimize the average
power consumption to achieve a longer lifetime, always-on circuits should be designed to meet
the extremely low standby power requirement of the system. Also, duty-cycled circuits need to be
power-gated to keep the low standby power.
In this dissertation, new circuit techniques developed to satisfy these requirements will be
discussed, which include a constant energy-per-cycle ring-oscillator designed for wide frequency
range and a low power maximum-power-point-tracking circuit. A low power battery supervisory
circuit and a battery health monitoring circuit will be also covered.
1.2 Contribution of This Work and Organization
In Chapter 2, two energy-efficient oscillators that can be used for power converters are dis-
cussed. They are based on a leakage-based oscillator where the intermediate voltage region that
causes a short-circuit current is quickly restored to the full-rail voltage, and the amount of the
cell delay is determined by charging/discharging the internal nodes through the leakage. Also, the
oscillators provide wide frequency range without a loss in energy efficiency thanks to a current
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feeding scheme with gate voltage control. A test chip is fabricated in 0.18 µm CMOS process,
and the measurements show that the first proposed oscillator, Constant Energy-per-Cycle Ring-
Oscillator (CEpCRO), achieves the constant energy-per-cycle of 0.8 J/cycle in 21 Hz ∼ 60 MHz,
which is more energy-efficient than a conventional Current-Starved Ring-Oscillator (CSRO) if op-
erating below 300 kHz at 1.8 V supply voltage. CEpCRO is implemented in a capacitive step-down
converter, and compared to a converter using CSRO, it shows 56 % higher converter efficiency for
583 pW load power. The second proposed oscillator, Hybrid Ring-Oscillator (HRO), improves
energy efficiency by 56 % for >80 kHz operations, compared to CEpCRO, by utilizing different
modes to reduce switching capacitance.
In Chapter 3, Maximum-Power-Point-Tracking (MPPT) circuit is described which measures
ripple voltages in a switched capacitor energy harvester. Miniature-scale systems are typically
equipped with a harvesting unit (solar, thermal, etc.) to recharge their battery. The small form
factor of these sensors has led designers to use integrated switched capacitor boost converters
(SCBCs) with a total capacitance in the range of 0.5 to 1.5 nF. Furthermore, the efficient energy
extraction from the energy source, as well as the voltage up-conversion, has a major priority due to
the limited size of the harvesting unit. However, there are various types of energy sources, and their
operating point can significantly vary. A highly flexible SCBC is therefore needed that effectively
performs maximum power point tracking (MPPT), allowing it to automatically search for and track
the optimum configuration that delivers the maximum power to the battery. The proposed design
demonstrates an MPPT circuit that takes advantage of the unique structure of SCBC - it has a small
sampling capacitor in parallel with the flying or decoupling cap in the SCBC that “eavesdrops”
on the voltage transfer that occurs in the voltage converter. The power delivered to the battery
can be determined by integrating the small voltage fluctuations using correlated double sampling
(CDS). Since the sampling capacitor is 64.8× smaller in size than the flying cap, the impact on
the conversion efficiency is negligible. By directly tracking the power delivered to the battery, all
parameters of the SCBC can be optimized, including the switching frequency, the switch size, and
the conversion ratio. In general, MPPT involves simultaneous measurements of both voltage and
current delivered to the battery, which are multiplied and fed into a search algorithm. Given the
small power budget of micro-sensors, the voltage/current measurements and the search algorithm
must be performed with minimum power overhead. Conventional comprehensive MPPT methods
8
where the battery inflow current is measured have the advantage of directly measuring energy
delivered to the battery, but they incur a voltage drop over the current mirror transistors, resulting
in significant energy loss. Furthermore, they also require a high bandwidth amplifier to track the
dynamic current influx. Compared to the conventional current-mirror type MPPT circuits, the
proposed design incurs no voltage drop and does not require high bandwidth amplifiers. Using
correlated double sampling, the measured results in 180 nm CMOS show that high accuracy is
achieved with only 5 % overhead in the power consumption even at low harvested current of 1.4
µA.
In Chapter 4, a low-power battery supervisory circuit (BSC) is discussed. It provides power-
on reset, brown-out detection, and recovery detection to prevent system malfunction and battery
damage. In general, mm-scale systems are equipped with a harvesting unit (e.g., solar cells) to
recharge their battery. They therefore require a battery supervisory system to perform three critical
functions: 1) Power-On Reset (POR) detects power-on when the battery is initially connected and
properly resets the sensor electronics; 2) Brown-Out Detection (BOD) detects dangerously low
battery voltages and disconnects the battery from the system because, otherwise, it could damage
the battery or cause unpredictable circuit operation; 3) Recovery Detection (RCD) determines
whether a sufficient voltage level is restored through harvesting to re-activate the normal system
operation. A BSC is one of the few always-on components in a sensor node. Given the total average
power limit of a few nW for typical mm-scale systems, BSC current draw is therefore limited to
∼1 nA to prevent it from dominating the overall power budget. While commercial POR/BODs are
widely available, their typical power consumption is in the order of 0.1-to-10 µA range, motivating
the work on ultra-low power BSC designs to enable the emerging class of ultra-small sensor nodes.
Ultra-low power is achieved using a 57 pA, fast stabilizing two-stage voltage reference, an 81 pA
leakage-based oscillator, and a clocked comparator. The BSC was fabricated in 180 nm CMOS
and consumes 635 pW at 3.6 V supply voltage, which is a 213× reduction over the best prior
work. Integrated with a complete 1 mm3 sensor system, the BSC controls the reset functionality
of electronics on its own die as well as orchestrates the reset sequence in other chip layers by
modulating power supply voltages that are monitored by secondary reset detectors on those dies.
In Chapter 5, an adaptive battery supervisory system with a battery quality monitor is described.
It automatically adapts to the battery health, which can be estimated from its internal resistance
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(RBAT ), and establishes a constant effective threshold voltage. Compared to a conventional fixed-
threshold BSC, the new design avoids oscillation and widens the usable range of battery voltages,
independent of RBAT . RBAT is measured by inducing a test current using decap and measuring the
resulting RC response time. Miniature wireless sensor nodes are unique in that they employ very
small batteries with high RBAT leading to large IR drops. Battery health degrades with discharge
cycles, increasing RBAT , and it is also dependent on environment conditions. As a result, the current
BSC approach requires a large VHY ST to accommodate the worst-case RBAT over its lifetime, which
delays system turn-on time and reduces the usable range of battery voltages (VUSE) over which the
system can operate. When tested with a 2 µAh battery and 11 µA sensor system, the BSC improves
the required hysteresis from 656 mV to 77 mV, increasing the usable battery voltage range by 2.7×.
All presented works are summarized and concluded in Chapter 6.
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CHAPTER 2
A Constant Energy-per-Cycle Ring Oscillator over Wide
Frequency Range
2.1 Motivation
Recent trend in miniature sensor nodes is designing energy-efficient systems to realize energy
autonomy using an energy harvester [14,15]. For this goal, WSNs adaptively optimize themselves
according to energy harvesting, load power, and battery voltage condition in circuits such as power
converters, dynamic frequency scaled circuits, and adaptive analog/RF circuits [15–20]. One of the
adaptive techniques is changing operation speed by switching clock frequency for higher efficiency
[18–20].
As an examples, Fig. 2.1 shows a capacitive step-down converter in a WSN with a lithium
Figure 2.1: Capacitive step-down converter in a wireless sensor node with a lithium battery.
11
battery. It delivers power from high battery voltage to a level where load circuits efficiently oper-
ate (e.g., 0.6 V [2] and 0.45 V [21] for microprocessors and SRAM). Its energy efficiency mainly
depends on switching and conduction losses [22]. Switching loss comes from energy spent to
charge/discharge parasitic capacitance and drive power switches. Conduction loss results from on-
resistance of power switches by Joule effect. As operating frequency becomes faster, switching
loss increases by C×V2DD× f whereas conduction loss decreases in slowing-switching limit (SSL)
and saturated in fast-switching limit (FSL) [23]. The optimal operating point for the highest effi-
ciency exists at frequency where the sum of those losses is minimized. However, the point varies
according to load power condition. For instance, the converter in [2] changes switching frequency
to 340 Hz for 1-to-10 nW load power in standby mode to save energy while it uses 335 kHz for
1-to-10 µW in active mode for high performance operation.
An oscillator in the WSN requires not only to cover wide frequency range, but also to consume
less power with lower frequency not to dominate overall power at slow speed. For this requirement,
a ring oscillator is a good candidate due to wide tuning range, small silicon area, and compact
design. However, in previous ring oscillators, power scalability to frequency is not considered as
an important factor although it covers 10s of Hz to 100s of MHz [24–30]. A ring oscillator in [31]
scales its power consumption from 1.75 kHz to 10 MHz in simulation by using signals from earlier
delay stage to reduce short-circuit current, but it is not verified on silicon.
In this section, we proposes two energy efficient oscillators over a wide range of frequency
to maintain energy efficiency for circuits in WSNs. They are based on a leakage-based oscillator
topology that charges/discharges capacitance without short-circuit current [32]. The first oscillator
employs current feeding scheme with gate voltage control in a leakage-based oscillator to effi-
ciently control output frequency. Due to rapid escape from short-circuit current region, its power
consumption scales with frequency over wide frequency range. The second oscillator combines
benefits of a current-starved ring oscillator and the first proposed oscillator. It improves its effi-
ciency by switching mode to reduce switching capacitance.
The prototype oscillators are implemented in a standard 0.18 µm CMOS process. The first
proposed oscillator achieves constant 0.8 J/cycle over 21 Hz ∼ 60 MHz at 1.8 V power supply,
which is higher efficiency than a current-starved ring oscillator (CSRO) below 300 KHz. The
second one improves its energy efficiency by 56 % than the first one above 80 kHz.
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2.2 Conventional Current-Starved Ring Oscillator (CSRO)
Fig. 2.2 (a) shows CSRO. Its delay stage consists of a delay generator (MX2 and MX3) and a
current starving circuit (MX1 and MX4). Charging/discharging current depends on source-to-drain
resistance of the current starving circuit, which is controlled by their gate voltage (VBIASP and
VBIASN). The gate voltage control enables the oscillator to tune output clock frequency with low
energy efficiency penalty. An internal signal (N1) is connected to a logic inverter (MB1 and MB2)
to buffer the output.
To simplify, transistors are modeled as shown in Fig. 2.2 (b). The current starving transistors
are represented by current sources of I(VBIASP) and I(VBIASN), and the delay generator is modeled
by ideal switches with leakage current sources of ILEAKP and ILEAKN . CL is the sum of parasitic
capacitance charged or discharged. For the first stage,
CL =Cdb,M11+Csn,M12+Cdb,M12+Cdb,M13+Csb,M13+Cdb,M14+Cgs,M22+Cgs,M23. (2.1)
The inverter buffer is similarly modeled except for switch internal resistance (R1 and R2).
Based on this model, Fig. 2.2 (c) shows the waveform of internal nodes (N1, N2, and N3) in
steady state. Fig. 2.2 (d) displays circuit status of the first stage delay cell where input is N1 and
output is N2. VT HN and VT HP are threshold voltages for NMOS and PMOS, respectively. Here,
it is assumed that I(VBIASP) or I(VBIASN) À ILEAKP or ILEAKN and current starving transistors are
in saturation region, and thus their dependency on VDS is negligible. In phase A and C, the delay
cell charges or discharges CL according to I(VBIASP) and I(VBIASN). ILEAKP and ILEAKN disturb the
charging/discharging operation.
For slow clock generation, the input signals slowly pass voltage range between VT HP and VT HN
with low I(VBIASP) and I(VBIASN). In this region (phase B), short circuit current flows in the delay
cells and inverter buffer by connecting both top and bottom switches together. It results in energy
loss since it does not contribute to generate a clock pulse but only waste energy.
From the simplified model, overall period for the N-stage oscillator and time for each phase
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Figure 2.2: Current-starved ring oscillator (a) oscillator circuit diagram (b) simplified model (c)
internal node waveforms (d) circuit status of the first stage delay cell.
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can be calculated as follows:
TPeriod = 2NCL(VDD−VT H)/IBIAS, (2.2)
TA = TC =CL((N−1)VDD− (N−2)VT H)/IBIAS, (2.3)
TB =CL(VDD−2VT H)/IBIAS, (2.4)
where VT H = VT HN = VT HP, and IBIAS = I(VBIASN) = I(VBIASN).
Energy-per-cycle (EpC) is required energy for one clock cycle, which is as a commonly used
figure-of-merit for energy-efficient oscillators [33, 34]. From equation 2.2 and 2.4, EpC of this
oscillator can be obtained as:
E pC = Echarging+Eleakage+Esc,delaycell +Esc,bu f
= (NCL+CBUF)V 2DD+2(N+1)ILEAKVDDTA+2NIBIASVDDTB+2IBUFVDDTB,
(2.5)
where ILEAK = ILEAKN = ILEAKP, IBUF = VDD / (R1 + R2), and CBUF = Cgs,MB1 + Cgs,MB2 + Cdb,MB1
+ Cdb,MB2. By equation 2.2 and 2.3, the terms from short-circuit current can be expresses as:
Esc,delaycell = 2NCLVDD(VDD−2VT H), (2.6)
Esc,bu f = IBUFVDD(VDD−2VT H)/2 f N(VDD−VT H), (2.7)
where f = 1 / TPeriod . Although short-circuit current in delay cells increases dynamic power of the
oscillator, it results in constant energy-per-cycle, and its power is proportional to frequency. How-
ever, due to short-circuit current, the inverter buffer consumes constant power with slow frequency,
increasing energy-per-cycle.
Fig. 2.3 shows the power consumption of CSRO over frequency. The delay cells have power
proportional to frequency. However, the output buffer suffers from short-circuit current and its
power is limited to 130 nW below ∼1 MHz. Thus, circuits using this oscillator cannot maintain
energy-per-cycle below that frequency.
15
Figure 2.3: Simulated power consumption of a 7-stage conventional current-starved ring oscillator
with an inverter output buffer over frequency.
2.3 Proposed Energy-Efficient Oscillators
2.3.1 Leakage-Based Ring Oscillator for Fixed Clock Frequency
A leakage-based oscillator introduced in [32] is shown in Fig. 2.4 (a) as a conceptual 3-stage
ring oscillator. It efficiently generates slow frequency clock with low power (e.g. 100 Hz with 10
pW) by rapidly escaping voltage region that causes short circuit current. The delay cell includes
input transistors (MX1A, MX1B, MX4A, and MX4B) and back-to-back inverters (MX2A, MX2B, MX3A,
and MX3B). Input and output consist of differential configuration. The back-to-back inverters
accelerate changing output status to reduce short circuit current. Two inverters are added as buffers
for balanced output.
Fig. 2.4 (b) shows a simplified model for a delay cell of the leakage-based oscillator. The
output buffer can be modeled as CSRO. Fig. 2.4 (c) and (d) shows oscillator internal signals in
steady state and circuit status of the first stage delay cell (input: N1X & output: N2X ), respectively.
For simplification, only a left half circuit is displayed.
In phase A, N2A (OUTb) is initially supply voltage while N1A (IN) just becomes supply voltage.
Since N2B is ground, S2 and S4 are connected whereas S1 and S3 are disconnected. There are two
leakage paths. One comes from ILEAK3 and S4, and the other does from ILEAK1 and S2. Since VDS
16
Figure 2.4: Fixed-frequency leakage-based oscillator (a) oscillator circuit diagram (b) simplified
model (c) internal node waveforms (d) circuit status of the first stage delay cell.
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Figure 2.5: Simulated IDS versus VDS (minimum-size transistor).
of M13A is larger than VSD of M11A due to high N2A, the leakage path to ground dominates. Fig.
2.5 shows drain current of a minimum-size NMOS transistor. IDS = 0 A at VDS = 0 V while IDS =
21 fA at VDS = VDD-VT HP. The dependency of IDS on VDS can be found in subthreshold current
equation (VGS = 0 V) expressed as:
IDS = µCOX
W
L
(m−1)V 2T e−
VT H
mVT (1− e−
VDS
VT ). (2.8)
where µ is mobility, COX is oxide capacitance, W is transistor width, L is transistor length, m is
subthreshold slope factor (m = 1 + Cd/COX where Cd is depletion capacitance), and VT is thermal
voltage (kT/q). Also, the current can be more increased by short-channel effect such as drain-
induced barrier lowering (DIBL) and gate-induced drain leakage (GIDL) in advanced technology.
The small discharging current sets a period of this oscillator with phase C, which is complementary
phase of A.
Phase B begins when N2A becomes lower than VT HP while N2B does higher than VT HN . Since
N1A is still higher than VT HP, S3 and S4 are connected whereas S1 and S2 are disconnected. It im-
mediately discharge CLA and charge CLB. This rapid voltage transition allows to avoid short-circuit
current in the oscillator itself and buffers by quickly escaping voltage range between VT HN and
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VT HP. Note that the short-circuit current in a buffer degrades energy efficiency in the conventional
CSRO.
The delay cell enters phase C as N1A becomes lower than VT HP. Here, CLA is charged by S1
and ILEAK1. In contrast to phase A, charging leakage is larger than discharging one since N2A is
ground and VSD of M11A is larger than VDS of M14A.
Phase D starts with N2A increased above VT HN . N1A stays as ground, and S1 and S2 are
connected whereas the others are disconnected. CLA is instantly charged, and N2A jumps to voltage
higher than VT HP. As complementary phase of B, it helps to prevent short-circuit current.
Since the voltage transition time in phase B and D is negligible, the clock period of this os-
cillator is decided by the sum of charging time between ground to VT HN during phase A and
discharging time between VT HP to supply voltage during phase C. Due to small leakage current,
this leakage-based oscillator offers a clock with long period. It can generate a slow clock with
higher energy efficiency than CSRO since short-circuit current issue is resolved by fast voltage
transition between VT HN to VT HP in phase B and D.
2.3.2 Proposed Constant Energy-per-Cycle Oscillator (CEpCRO)
Using the leakage-based oscillator topology, we propose a constant energy-per-cycle ring oscil-
lator (CEpCRO) of which power scales with frequency. In order to adjust output clock speed, gate
voltage control scheme is employed as shown in Fig. 2.6 (a). It includes the same input transistors
and back-to-back inverters as the leakage-based oscillator. In addition, current control transistors
(MCPA, MCPB, MCNA, and MCNB) are added to adjust charging and discharging current.
In contrast to CSRO, CEpCRO changes output clock frequency by the opposite concept. CSRO
changes its output frequency by limiting current while the proposed one inject more current for
frequency change. When current control transistors are disabled, the proposed oscillator operates
as the leakage-based oscillator generating the slowest frequency. For higher clock frequency, more
charging/discharging currents, I(VBIASN) and I(VBIASN), are added by current control transistors as
shown in Fig. 2.6 (b). Oscillator frequency can be modified with different load capacitance and
transistor size, but gate voltage control scheme is selected to minimize overhead from additional
capacitance as CSRO.
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Figure 2.6: Proposed constant energy-per-cycle ring oscillator (a) oscillator delay cell (b) sim-
plified model (c) circuit status of a delay cell (d) internal node waveforms from oscillators with
different speed.
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Figure 2.7: Simulated power consumption of a 7-stage proposed CEpCRO with an inverter output
buffer over frequency.
Due to injected or ejected current, originally slow voltage transition is accelerated according
to control voltage such as VBIASP and VBIASN . Fig. 2.6 (c) shows circuit status of each phase
that corresponds to one of the leakage-based oscillator (Fig. 2.4 (d)). Supplemented current paths
through additional transistors increase discharging current in phase A and charging current in phase
C. They are changed from ILEAK3 and ILEAK2 to ILEAK3+I(VBIASN) and ILEAK2+I(VBIASP), respec-
tively. In phase B and D, outputs are shorted to ground or supply voltage by switches as in the
leakage-based oscillator, and the oscillator swiftly escapes energy-inefficient voltage range which
is above VT HN and below VT HP. Thus, this proposed oscillator still holds an important advantage
of the leakage-based oscillator. Fig. 2.7 shows simulated power consumption of the proposed
CEpCRO over frequency, which demonstrates its power scalability to frequency.
As an example, Fig. 2.6 (d) shows two oscillators with 2× frequency difference. Their charg-
ing/discharging slope of internal voltage is different due to leakage plus voltage-controlled current
in voltage range below VT HN or above VT HP.
From the simplified model, overall period for the N-stage oscillator and time for each phase
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can be calculated as follows:
TPeriod = 2NCLVT H/(ILEAK + IBIAS), (2.9)
TA = TC =CLVT H/(ILEAK + IBIAS), (2.10)
TB = TD = (N−1)CLVT H/(ILEAK + IBIAS), (2.11)
where VT H = VT HN = VT HP, IBIAS = I(VBIASN) = I(VBIASN), ILEAK = ILEAK2 = ILEAK3 & ILEAK1 =
ILEAK4 = 0 in phase A & C, and
CL =Cdb,M1A+Cgs,M1A+Cdb,MCPA+Csb,MCPA+Csb,M2A+Cdb,M2A+Cgs,M2B
+Csb,M3A+Cdb,M3A+Cgs,M3B+Cdb,MCNA+Csb,MCNA+Cdb,M4A+Cgs,M4A,
(2.12)
where it is assumed that parasitic capacitance in delay cells are symmetrical. Including an inverter
buffer, energy-per-cycle for this oscillator can be expressed as:
E pC = 2(NCL+CBUF)V 2DD+(N+1)ILEAKVDDTPeriod, (2.13)
where ILEAK = ILEAK3(phase A) = ILEAK1(phase B) = ILEAK2(phase C) = ILEAK4(phase D). Here, it is
assumed that power consumption due to short-circuit current is negligible since internal signals of
the oscillator rapidly moves between short-circuit-current-free voltage region. Therefore, circuits
using this oscillator are able to maintain energy-per-cycle.
Since VDS À VT , ILEAK in phase A and C can be expressed as:
ILEAK = µCOX
W
L
(m−1)V 2T e−
VT H
mVT . (2.14)
The current control transistors obtain required IBIAS by adjusting VBIASN or VBIASP, which enables
output clock to cover wide frequency range. By assuming the transistors operating in saturation
region, the maximum and minimum of IBIAS can be expressed as:
Max.IBIAS =
1
2
µCOX
W
L
(VDD−VT H)2. (2.15)
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Figure 2.8: Simulated power consumption of CSRO, CEpCRO, and HRO over frequency.
Min.IBIAS = ILEAK . (2.16)
From equation (16) and (17), the maximum and minimum frequency can be obtained as:
fMAX =
µCOX WL (VDD−VT H)2
4NCLVT H
(2.17)
fMIN =
µCOX WL (m−1)V 2T e
−VT HmVT
NCLVT H
(2.18)
Here, Max. IBIAS À ILEAK .
2.3.3 Proposed Hybrid Ring Oscillator (HRO)
CEpCRO achieves power consumption which scales with frequency. As shown in equation
2.1 and 2.13, however, load capacitance is increased with additional transistors. Fig. 2.8 shows
simulated power consumptions of oscillators. Power of CEpCRO is higher than CSRO above 1
MHz where dynamic power is larger than constant power at a buffer due to short-circuit current.
To combine the advantages from both oscillators, we also propose a hybrid oscillator (HRO)
that becomes one of the two oscillator topology by changing switch configuration. Fig. 2.9 (a)
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Figure 2.9: Proposed hybrid ring oscillator (HRO) (a) circuit diagram of a delay cell (b) CEpCRO
mode (c) CSRO mode.
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shows a delay cell for HRO. Five more transistors (MS1 ∼ MS5) are added to CEpCRO. By con-
necting all the switches in CEpCRO mode (Fig. 2.9 (b)), this oscillator becomes the same as
CEpCRO. In contrast, by disconnecting switches in CSRO mode (Fig. 2.9 (c)), the circuit operates
like CSRO. Half a delay cell is disabled by power gating switch (MS5), and back-to-back inverters
are disassembled by disconnecting MS1 and MS2. Remained active part is input and current control
transistors just as CSRO.
Load capacitance CL in each mode is as follows: In CSRO mode,
CL,CSROMODE =Cdb,M1A+Cgs,M1A+Cdb,MCPA+Csb,MCPA+Csb,M2A
+Cgs,M2B+Cdb,MS1+Csb,MS1+Cdb,MS2+Csb,MS2
+Csb,M3A+Cgs,M3B+Cdb,MCNA+Csb,MCNA+Cdb,M4A+Cgs,M4A.
(2.19)
In CEpCRO mode,
CL,CE pCROMODE =CL,CSROMODE +Cdb,M2A+Csb,MS1+Csb,MS2+Cdb,M3A. (2.20)
CEpCRO needs to switch two CL in equation (12) in a delay cell for differential configuration,
but HRO requires to charge/discharge only one CL,CSRO MODE (equation ??) in CSRO mode for
single-ended scheme. Due to less switching capacitance from disabled transistors, as shown in
Fig. 2.8, HRO in CSRO mode is more efficient than CEpCRO above 1 MHz where the impact of
short-circuit current is not significant.
Above 1 MHz, HRO has higher efficiency in CSRO mode than CEpCRO mode. By switching
mode at 1 MHz, HRO modify its circuit for better efficiency between CSRO and CEpCRO over
wide frequency range. HRO can be used in the application where pre-characterization is allowed,
which tells the best frequency to change mode.
2.3.4 Bias Voltage Generator
In the proposed oscillators, bias voltage needs to be given in order to control voltage-controlled
current. Fig. 2.10 shows two bias voltage generators such as voltage-divider-based and current-
mirror-based circuits. To obtain power consumption proportional to frequency even at slow fre-
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Figure 2.10: Bias voltage generator (a) voltage-divider-based circuit followed by analog mux (b)
current-mirror-based circuit.
quency, the bias voltage generator should also be designed as low power as the oscillator itself.
As shown in Fig. 2.10 (a), stacked diode-connected transistors offer different voltages. One
of taps is connected to gates of the current control transistors through a transmission-gate-based
multiplexer. Fine voltage steps are required under threshold voltage of a transistor since current
and frequency significantly change in subthreshold region.
The bias voltage can also be set using a current source and a current mirror as shown in Fig.
2.10 (b). It provides with robust bias voltage against process variation since current from the
current source directly decide charging/discharging current. A current source in [12] consumes 5
nW. It forces 10 mV to an on-chip 2.5 MΩ resistor to generate 4 nA current. Bias voltage can be
adjusted with copy ratio of the current mirror and resistance value in the current source. Power-
scalable oscillator can be designed with this circuit to tune output frequency where the 4 nA current
source does not dominate oscillator power consumption.
2.4 Measurement Results
The prototype oscillators were fabricated in a 0.18 µm CMOS technology, including 7-stage
conventional (CSRO) and proposed ring oscillators (CEpCRO and HRO) with inverter buffers for
comparison as shown in Fig. 2.11. A diode stack with PMOS transistors and a 64-input analog
multiplexer using transmission gates are implemented to provide with bias voltages for oscillators.
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Figure 2.11: Test chip for oscillators (a) die photograph (b) test structure.
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Outputs of the oscillators are connected to a frequency divider. With its division factor, oscillator
frequency is controlled to be observed through a pad.
Fig. 2.12 shows measured power and energy-per-cycle of CSRO and CEpCRO. In Fig. 2.12 (a),
CEpCRO shows linearly scaled power consumption from 1.2 Hz to 60 MHz ( fMAX / fMIN = 5×107).
However, power consumption of CSRO is limited to 144 nW due to short-circuit current through a
buffer. It results in worse energy-per-cycle for lower frequency as shown in Fig. 2.12 (b). Instead,
CEpCRO has constant energy-per-cycle of 8 pJ/cycle from 21 Hz to 60 MHz, which is enabled
by rapid escape from voltage region triggering short-circuit current. Below 300 kHz, CEpCRO
requires less energy-per-cycle than CSRO since large short-circuit current in CSRO becomes a
dominant factor compared to dynamic energy.
Fig. 2.13 shows measured bias voltage profile of CEpCRO for wide frequency generation.
Most of frequency range is covered under threshold voltage (0.7 V) of transistors controlling charg-
ing/discharging current. High drain current sensitivity on gate voltage in subthreshold region re-
sults in (1.14×105)× Hz/V of frequency sensitivity on gate voltage from 21 Hz to 1.2 MHz. Thus,
this range should be well covered with fine steps in bias voltage generator.
Fig. 2.14 shows measured maximum and minimum oscillator frequency over supply voltage.
CEpCRO operates down to 0.3 V while the maximum supply voltage is limited by process. The
maximum frequency less sensitive than the minimum frequency since transistors work in strong-
inversion region for supply voltage higher than VT H . Frequency range increases from 101.5× to
107.8× over 0.3 V ∼ 1.8 V, and it is saturated with supply voltage higher than 1.8 V.
Fig. 2.15 shows measured power and energy-per-cycle of HRO with different mode. Similar
to CEpCRO, HRO in CEpCRO mode has maintained energy-per-cycle (1.2 ∼ 7.1 pJ/cycle) over
35 Hz ∼ 51 MHz. In CSRO mode, although power is limited to 131 nW below 53 kHz as CSRO,
HRO has more efficient than CEpCRO mode above 200 kHz. Hence, mode in HRO is switched at
200 kHz as optimized control to achieve lower energy-per-cycle.
Fig. 2.16 shows energy-per-cycle of CSRO, CEpCRO, and optimized HRO. Below 80 kHz,
HRO has higher energy-per-cycle than CEpCRO up to 38 % (180 Hz). It came from increased
switching capacitance from additional transistors for mode change. Above 80 kHz, HRO achieves
lower energy-per-cycle up to 56 % (7 MHz) than CEpCRO. It is enabled by disabling more than
a half of circuits in delay cells to reducing switching capacitance. However, although HRO sim-
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Figure 2.12: Measured power and energy-per-cycle of CSRO and CEpCRO (a) power (b) energy-
per-cycle.
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Figure 2.13: Measured bias voltage profile of CEpCRO over frequency.
ilarly operates as CSRO, it is still less efficient than CSRO at the high frequency since HRO has
additional capacitance to change mode.
Table 2.1 shows performance summary of the proposed oscillators and prior wide-range-frequency
ring oscillators. CEpCRO shows the widest range of frequency with [24], but power at slowest fre-
quency is not reported. Although [30] and [31] show good performance on energy-per-cycle, their
frequency range is not wide as much as CEpCRO and HRO in this work, and also their work
are not verified in silicon. CEpCRO and HRO demonstrate good energy-per-cycle over wide fre-
quency range, which allows circuits in a wireless sensor node to operate with higher efficiency. An
example will be shown in the following section.
2.5 Application Example
The proposed CEpCRO was implemented to operate a capacitive step-down converter and were
fabricated in a 0.18 µm CMOS technology as shown in Fig. 2.17 (a). A 6:1 step-down converter is
designed to deliver power from a Li thin-film battery (∼3.8 V) to digital system such as a processor
and a memory (0.6 V) for a low-power wireless sensor node.
Fig. 2.17 (b) shows the block diagram of a converter including CEpCRO. Multiple-size switches
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Figure 2.14: Measured frequency range of CEpCRO over supply voltage (a) fMAX and fMIN (b)
fMAX / fMIN .
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Figure 2.15: Measured performance of HRO over frequency (a) power (b) energy-per-cycle.
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Figure 2.16: Measured energy-per-cycle of CSRO, CEpCRO, and HRO
Table 2.1: Performance summary of the proposed oscillator and comparison to other prior works
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Figure 2.17: Test chip for a capacitive step-down converter (a) die photograph (b) converter dia-
gram
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are implemented to support wide range of switching frequency. It helps to cover wide range of load
power for different mode of wireless sensor nodes (e.g. standby and active mode) with high effi-
ciency.
In trade-off between switching power of the converter and driving strength, gate driving voltage
is set to one third of input voltage (VIN). Converter switch drivers and CEpCRO operate under the
same supply voltage, which is one tap of the converter (VOUT ). Thus, the converter can operates
by itself after it starts delivering power with a help of a startup oscillator that runs directly from
the battery. Clock signals from CEpCRO are properly shifted for converter switches in different
voltage levels by level-shifting gate drivers [35].
Fig. 2.18 shows measured input power, converter efficiency, and clock frequency over load
power. The converter can support wide range of load power from 583 pW to 26 µW and obtains
the peak converter efficiency of 54 %. As shown in Fig. 18 (b), operating clock frequency is
proportional to load power. Load power range of 4.5·104× can be achieved with frequency range
of 1.4·104× from CEpCRO. As load power decreases, the converter requires to transfer less charge
through switched capacitor network. Hence, switching speed can be slower, leading to lower input
power with less switching and oscillator power. However, this is only true when oscillator power
is scaled with frequency.
Fig. 2.19 shows measured power from CSRO and CEpCRO at oscillator supply voltage in this
converter (∼1.2 V). Since supply voltage is smaller than the sum of VT H of NMOS and PMOS
transistor, power of CSRO is limited at lower power (1 nW at 10 Hz) compared to one at 1.8 V
supply voltage (144 nW). However, it still shows the impact of short-circuit current, which results
in increasing energy-per-cycle at slow frequency.
Fig. 2.20 shows efficiency of converters using CSRO and CEpCRO. Efficiency for the converter
using CSRO is calculated based on the measurement results in Fig. 2.20. Below 5.7 nW of load
power, the converter with CEpCRO becomes more efficient than one with CSRO since power of
CEpCRO scales to frequency. Converter efficiency in the converter with CEpCRO can be improved
by 56 % for 583 pW load power compared to one with CSRO.
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Figure 2.18: Measured converter over load power (a) input power and converter efficiency (b)
operating frequency.
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Figure 2.19: Measured power consumption of oscillators at oscillator supply voltage in the con-
verter.
Figure 2.20: Efficiency of converters using CSRO and CEpCRO.
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2.6 Summary
This work demonstrates energy-efficient oscillators for wireless sensor node applications. From
the prototype chip, the proposed constant energy-per-cycle ring oscillator (CEpCRO) achieves con-
stant 0.8 J/cycle over 21 Hz ∼ 60 MHz at 1.8 V supply voltage, which is lower energy efficiency
than the conventional current-starved oscillator (CSRO) below 300 kHz. Also, another proposed
hybrid oscillator (HRO) obtains higher energy efficiency above 80 kHz than CEpCRO by disabling
more than a half circuits to reduce switching capacitance. This improved energy efficiency is en-
abled by rapid escape from voltage region causing short-circuit current and charging/discharging
output capacitance over the other voltage region for delay generation. Also, current feeding scheme
with gate voltage control offers wide frequency range of 1.2 Hz∼ 60 MHz without efficiency loss.
The proposed CEpCRO was implemented in a capacitive step-down converter, as an example of
circuits in wireless sensor nodes. It improves converter efficiency by 56 % compared to a converter
using CSRO for 583 pW load power.
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CHAPTER 3
A Ripple Voltage Sensing MPPT Circuit
3.1 Introduction
Miniature-scale systems, in general, are equipped with a harvesting unit (solar, thermal, etc) to
recharge their battery. The small form factor of these sensors has led designers to opt for integrated
switched capacitor boost converters (SCBCs) with a total capacitance in the range of 0.5 to 1.5 nF
[9, 36]. Furthermore, the limited size of the harvesting unit makes efficient energy extraction
from the energy source and up-conversion of the voltage a majority priority. However, the type of
energy source and its operating point can vary greatly. For instance, in office lighting a 1 mm2 solar
cell reaches its optimal energy efficiency at ∼250 mV and produces 45 nA current. In sunlight,
that same solar cell has optimal energy efficiency at ∼350 mV and produces 2 µA. Clearly, the
two conditions require vastly different capacitor switching frequencies, switch sizes, and voltage
conversion ratios of the SCBC. A highly flexible SCBC is therefore needed that ideally performs
maximum power point tracking (MPPT), allowing it to automatically search for and track the
configuration that delivers maximum power to the battery.
In general, MPPT involves simultaneous measurement of both voltage and current delivered
to the battery, which are multiplied and fed into a search algorithm. Given the small power bud-
get of micro-sensors, the voltage/current measurement and search algorithm must be performed
with minimum power overhead. A comprehensive MPPT method was proposed in [37] where the
battery inflow current is measured (Fig. 3.1). While having the advantage of directly measuring
energy delivered to the battery, it incurs a voltage drop over the current mirror transistor, resulting
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Figure 3.1: Conventional harvested energy monitor for maximum power point tracking (MPPT).
in significant energy loss. Furthermore, it requires a high bandwidth amplifier to track dynamic
current influx.
This section demonstrates a MPPT circuit that takes advantage of the unique structure of SCBC
- it places a small sampling capacitor in parallel with the flying or decoupling cap in the SCBC that
eavesdrops on the voltage transfer that occurs in the voltage converter. By integrating the small
voltage fluctuations using correlated double sampling (CDS), the power delivered to the battery
can be determined. Since the sampling capacitor is 64.8× smaller in size than the flying cap, the
impact on conversion efficiency is negligible. By directly tracking power delivered to the battery
all parameters of the SCBC can be optimized, including switching frequency, switch size, and
conversion ratio.
3.2 Ripple Voltage Sensing
Fig. 3.2 shows the circuit diagram of the proposed harvested energy monitor and its waveform.
The SCBC has a ladder topology and its switches are driven by a set of non-overlapping clocks (Φ1
40
Figure 3.2: Proposed ripple voltage sensing harvested energy monitor.
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Figure 3.3: Waveform of ripple voltage sensing harvested energy monitor.
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and Φ2). This switching function transfers charge from the energy source to the battery, generating
ripple voltages at SCBC internal nodes. In one phase (Φ1), the flying capacitor of CFLY 2 provides
charge to the decoupling capacitor of CDC1 by charge sharing while the flying capacitor of CFLY 1
transfers charge to and recharges the battery. Thus, voltage across CDC1 (VDC) increases while
voltage across CFLY 1 (VFLY ) decreases when energy is harvested. In the other phase (Φ2), charge
moves from CDC1 to CFLY 1 due to VDC >VFLY and VDC decreases while VFLY increases (Fig. 3.3).
This voltages difference (VDC - VFLY ) is proportional to the amount of charge sent to the battery
in a switching period. Hence, integrating the ripple voltages’ difference for a fixed time provides a
measure of harvested energy.
We implement the proposed ripple voltage sensing circuit using a small sampling capacitor
(CSAMPLE) that is placed in parallel with CFLY 1, a correlated double sampling integrator, two in-
tegration capacitors (CINT 1 and CINT 2), and a clocked comparator. To sample VDC and VFLY ,
CSAMPLE is alternatively connected in parallel to CDC1 or CFLY 1. Its sampling frequency is di-
vided down to ∼1 kHz from Φ1 to relieve the bandwidth requirement of the integrator and hence
its power consumption. The small size of CSAMPLE , along with the fact it is decoupled from the
SCBC only once in 138 cycles, results in negligible energy impact on SCBC (<0.91 % efficiency
degradation, measurement-based calculation including phase drivers).
One challenge in measuring energy transfer in the proposed method is the small magnitude of
the ripple, which is a requirement in high efficiency voltage conversion. As a result, the integrator’s
output voltage can easily saturate due to accumulation of the amplifier’s offset or low frequency
noise over multiple integration cycles. To address this, we use CDS to integrate the differences
of VFLY and VDC ripple and amplify it sufficiently for use in the comparator. CDS is achieved by
changing the polarity of CINT 1 and CINT 2 with P1 and P2. The energy transfer is calculated for
two configurations successively and stored on CINT 1 and CINT 2. These two capacitor voltages are
then compared (READ and FIRE) to determine the optimal energy transfer configuration and the
SCBC parameters are updated accordingly.
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Figure 3.4: Block diagram of the designed energy harvesting unit.
3.3 Energy Harvester Using Ripple Voltage Sensing MPPT
The complete energy harvesting unit consists of a reconfigurable SCBC, harvested energy mon-
itor, MPPT controller, look-up table, and a wide frequency range oscillator (Fig. 3.4). The MPPT
controller can adjust four SCBC parameters through the look-up table: conversion ratio, switching
frequency, switch size, and gate driving voltage. Mapping of switching frequency, switch size, and
gate driving voltage is done in the programmable look-up table. This allows inefficient or non-
functional parameter combinations to be excluded from the search. The look-up table also sends
the clock division ratio (HEMCLK DIV) to the harvested energy monitor to set the integrator
frequency.
The designed SCBC connects a successive approximation (SA) DC-DC converter [18] in series
with a 1:6 converter (3.5). Each switch has transistor size controllability (1 to 63) to optimize
switching loss and conduction loss for different switching frequencies. The smallest switches have
separate smaller flying capacitors while larger switches share larger ones since the SCBC does
not require large switches for slow switching frequency, while capacitance from large switches
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Figure 3.5: Reconfigurable switched capacitor boot converter.
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Figure 3.6: Tracking efficiency over light intensity.
deteriorate its efficiency [38]. AC coupling gate drivers enable the modulation of gate driving
voltage by only changing the amplitude of Φ1 and Φ2. They level shift Φ1 and Φ2 to the proper
voltages based on switch source voltages, which is stabilized by decoupling capacitors. Compared
to the conventional AC coupling gate drivers for the SA converter, new gate drivers are proposed
for the 1:6 converter because of its single-phase topology and the fixed 0.6 V between VHIGH and
VLOW . This design requires only half the capacitors by reusing signals from the complementary
type of gate driver in order to short gate and source of switch transistors to prevent DC drift.
Also, devices connected to VHIGHER and VLOWER help reduce leakage via super cut-off when the
switches are disabled.
3.4 Measurement Results
Fig. 3.6 shows that the fine resolution of conversion ratio enables >94.6 % tracking efficiency
across 170-to-4100 incident lux despite inherent limitations of SCBCs compared to inductive boost
converters. The designed MPPT circuit consumes 35 nW (avg. over light intensity) and achieves
a power overhead of 5 %, even at low harvested currents of 1.4 µA (Fig. 3.7). Fig. 3.8 and Fig.
3.9 show example MPPT operation including changing conversion ratios and switch sizes. From
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Figure 3.7: MPPT overhead over light intensity.
Figure 3.8: Examples of MPPT operation with conversion ratio.
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Figure 3.9: Examples of MPPT operation with switch size update.
Figure 3.10: Die Photo.
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Table 3.1: Performance summary of the proposed MPPT circuit and comparison to other prior
works.
the last position, the MPPT searches for the updated maximum power point (MPP). The MPPT
locks converter configuration once finding MPP while it checks other configuration periodically
for improved energy harvesting. A comparison to recent work is given in Table 3.1, showing >6×
improvement in terms of MPPT circuit power. Die photo is given in 3.10.
3.5 Summary
A maximum power point tracking circuit is designed for micro-scale sensor systems. It takes
advantage of the unique structure of a switched capacitor energy harvester - it places a small
sampling capacitor in parallel with the flying or decoupling cap in the SCBC that eavesdrops
on the voltage transfer that occurs in the voltage converter.The power delivered to the battery is
determined by integrating the small voltage fluctuations using correlated double sampling. Since
the sampling capacitor is 64.8× smaller in size than the flying cap, the impact on conversion
efficiency is negligible. By directly tracking power delivered to the battery all parameters of the
switched capacitor energy harvester can be optimized, including switching frequency, switch size,
and conversion ratio. Compared to conventional current mirror type MPPT circuits, this design
incurs no voltage drop and does not require high bandwidth amplifiers. Using correlated double
sampling, high accuracy is achieved with a power overhead of 5 %, even at low harvested currents
of 1.4 µA based on measured results in 180 nm CMOS.
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CHAPTER 4
A Low Power Battery Supervisory Circuit
4.1 Introduction
In general, mm-scale systems are equipped with a harvesting unit (e.g., solar cells [42]) to
recharge their battery. They therefore require a battery supervisory circuit (BSC) to perform two
critical functions (Fig. 4.1): 1) Power-On Reset (POR) detects power-on when the battery is
initially connected or recharged by harvested energy and properly resets the sensor electronics; 2)
Brown-Out Detection (BOD) detects dangerously low battery voltages that can damage the battery
or cause unpredictable circuit operation, upon which it disconnects the battery from the system.
A BSC is one of the few components in a sensor node that is continually connected to the
battery. Given a total average power limit of a few nW for typical mm-scale systems, BSC current
draw is therefore limited to < 1 nA to avoid dominating the overall power budget. While commer-
cial POR/BODs are widely available, they typically consume on the order of 0.1-to-10µA as shown
in Fig. 4.2 [43–47], motivating work on ultra-low power BSC designs to enable the emerging class
of ultra-small, nW, sensor nodes.
This section proposes a novel ultra-low power BSC implemented in 180 nm CMOS, which
is introduced in [48]. The BSC is integrated in a 1 mm3-sensor system [2] and complete system
functionality is shown with silicon measurements. The BSC controls the reset functionality of
electronics on its own die as well as orchestrates the reset of other chips in the sensor system by
modulating power supply voltages that are monitored by secondary reset detectors on those dies.
50
Figure 4.1: Varying battery voltage and required functions of battery supervisory circuit (BSC).
Figure 4.2: Quiescent current over power-on-reset (POR) delay of commercial POR/BOD circuits.
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Figure 4.3: Conventional BSC structure.
4.2 Battery Supervisory Circuit
A conventional BSC typically consists of a voltage reference, a battery voltage divider, a com-
parator, and a delay generator as shown in Fig. 4.3. The comparator generates an internal compare
signal when the divided battery voltage is lower than the reference voltage. The delay generator
then adds a minimum delay before releasing the reset signal. This delay is needed to allow various
circuits in the system to stabilize, such as voltage regulators, references, and clock generators. In
addition, a controlled amount of hysteresis in the comparator is necessary to avoid oscillation [49].
Fig. 4.4 shows the block diagram of the proposed BSC. It includes a diode-stack voltage di-
vider, a leakage-based voltage reference, a two-stage comparator, a leakage-based clock generator,
a delay generator, and a low-battery-voltage protector. Compared to the conventional BSC, the
proposed approach includes low-power building blocks and additional circuits to achieve the ultra-
low-power specification while maintaining its operation.
The first key novelty is the voltage reference to offer robust reset operation. Battery voltage
can be changed in different rates according harvesting and load condition, thus the BSC should
guarantee the POR and BOD operation over a wide range of battery voltage rising/falling speed.
This voltage reference prevents the BSC from releasing a false reset or suppressing reset trigger.
The second is the combination of a clocked comparator and a leakage-based clock generator. A
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Figure 4.4: Proposed BSC structure.
preamplifier consistently consumes tail current. It becomes larger for higher bandwidth, especially
for the case that input different is small. On the other hand, a clocked comparator only requires
instant power, but the total power including a clock generator can be large. In this design, low-
power clocked comparator is implemented by incorporating a leakage-based clock generator. This
clock is also reused for POR delay. Moreover, in the proposed BSC, using a reference voltage
(VREFH) from the voltage reference, the low-battery-voltage protector detects a condition that
battery voltage is very low and circuits in BSC are not able to operate, and generates a reset signal
(LBVRST) which instantly forces RESET. The LBVRST resets the clock generator and delay
generator for low-battery-voltage condition.
Fig. 4.5 conceptually shows how the reset is generated according to the battery voltage. Five
phases are identified on a set of rising and falling VBAT waveform. The basic operation of the BSC
in each phase is as follows. In the first phase (Φ1), VBAT is too low to properly operate circuits in
BSC. When VBAT is lower than 1.1 V, LBVRST resets the clock generator and the delay generator,
asserting also RESET. In the next phase (Φ2), VBAT is larger than 1.1 V, and LBVRST is released.
Before the point of A, DIVVBAT is lower than VREF , and COMPOUT and RESET stay as the
same as in Φ1. At the point A, VBAT crosses the reset-release-threshold voltage (VRELEASE). From
this point, DIVVBAT is higher than VREF , and COMPOUT becomes low at the negative edge of
CLK. This change is transferred to RESET through the reset generator at the positive edge of CLK.
Thus, a minimum of one half of the clock period is provided as the POR delay to allow circuits
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Figure 4.5: Conceptual BSC operation according to battery voltage (VBAT ).
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Figure 4.6: Circuit implementation of proposed BSC.
in the system component to stabilize. In the third phase (Φ3), RESET is released, and the system
operates in normal mode. In the last phase (Φ4), as VBAT decreases, DIVVBAT crosses over VREF
at the point of B and VBAT becomes lower than the reset-trigger-threshold voltage (VT RIGGER).
As soon as the comparator detects the crossing at the point of B, RESET is triggered to stop the
system. Lastly, when battery voltage is lower than 1.1 V again, LBVRST is released again to
prevent BSC circuit malfunction at the low VBAT as Φ1.
4.3 Circuit Implementation
Fig. 4.6 shows the circuit implementation of the proposed BSC. The diode-stack voltage di-
vider, the leakage-based voltage reference, the preamplifier (the 1st stage of the 2-stage compara-
tor), and the low-battery-voltage protector are always working while the clocked comparator (the
2nd stage) is activated by the clock signal. To realize the current consumption of<1 nA, low-power
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building blocks are designed for always turned-on components. Also, a low-power leakage-based
oscillator is designed to operate the clocked comparator within the limited power budget. More
detailed explanation follows below.
4.3.1 Diode-Stack Voltage Divider
The diode-stack voltage divider generates DIVVBAT that indicates VBAT at the level of VREF .
The divider is implemented using a 23-transistor PMOS diode stack to reduce the power consump-
tion of the voltage divider. Their gate leakage current is negligible since thick-gate transistors
are used. When the system is in reset mode (RESET = 1), the diode stack has the division ratio
of 11.5 by turning off the top feedback PMOS. In this case, VRELEASE is set to 11.5×VREF . On
the other hand, when the system is released from the reset (operation mode), the feedback signal
(RESET) shorts out the top PMOS and change the division ratio to 11.0, which sets VT RIGGER to
11.0×VREF . Hence, a voltage of 0.5×VREF is introduced as hysteresis by this adjustment of the
division ratio in response to RESET using a switch and a feedback signal, similar to [50].
This hysteresis generation is vital in the miniaturized sensing system to avoid system oscilla-
tion between reset and operation mode. In reset mode, it draws only a few of nA by turning off
unnecessary blocks and keeping only required blocks on for energy harvesting. In contrast, in ac-
tive mode, the system can consumes up to 10 µA for a variety of tasks such as radio transmission
and temperature measurement. This 1,000× current consumption change between two modes has
not become a problem in the systems using conventional coin cell or AA batteries with ≤ 100 Ω.
However, the miniaturized batteries have limited performance and as such a high resistance due
to its small form factor. For instance, a commercialized Li thin-film battery has ∼10 kΩ with 0.7
mm3 [51]. The high battery resistance results in a large voltage drop difference.
For example as shown in Fig. 4.7, if the system has a battery with 10 kΩ and consumes 10 nA
and 10 µA for reset and operation mode, battery voltage drops by 100 µV and 100 mV, respectively.
Once battery voltage increases above VRELEASE , the system moves from reset to operation mode.
Increased current consumption decreases battery voltage to ‘VRELEASE - 100 mV’. With less than
100 mV hysteresis, the battery voltage will go down below VT RIGGER, and the system enter the
reset mode again. Therefore, the sensor node becomes unstable by oscillating between two modes.
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Figure 4.7: Problem from small VHY ST ERESIS in a system with high battery internal resistance.
To guarantee the stability, the generated hysteresis of 0.5×VREF should be larger than 100 mV, so
VREF > 200 mV.
Fig. 4.8 shows VT RIGGER, VRELEASE , and their hysteresis voltage (VHY ST ERESIS = VRELEASE -
VT RIGGER) from the simulated voltage divider with process variation and mismatch. In Fig. 4.8 (a),
the distribution of VT RIGGER and VRELEASE is overlapped but it does not mean that VHY ST ERESIS
can be a negative, leading to an unstable system. The positive hysteresis is guaranteed by the
structure of the voltage divider that uses diode stacks and a switch, which physically changes the
number of transistors serially connected. As shown in Fig. 4.8 (b), VHY ST ERESIS is always a
positive and no zero crossing although it has variation due to device mismatch. Here, VHY ST ERESIS
of 144 mV tells that internal battery resistance can be covered up to 14.4 kΩ with 10 µA current
consumption.
Due to the extremely small power budget, transistor size of the diode stack is chosen by limiting
the worst-case power condition within 10 % of the total BSC power. Current through a diode is
sensitive to threshold voltage as well as assigned voltage that scales with supply voltage. In a
target application, the maximum battery voltage can be 4.2 V. Fig. 4.9 shows simulated power
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Figure 4.8: Impact of process variation and mismatch on reset threshold voltages (a) VT RIGGER
and VRELEASE (b) VHY ST ERESIS(=VRELEASE-VT RIGGER).
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Figure 4.9: Simulated power consumption and speed of voltage divider.
consumption of the voltage divider in fast corner with 4.2 V supply voltage as the worst case and
time to reach 0.3 V (the stabilized voltage value of VREF ) in nominal corner as the battery voltage
increases from ground to 4.2 V in 1 µs. With the selected size, DIVVBAT can reach 0.3 V in 5
ms in nominal corner simulation. Thus, VREF should stabilize before 5 ms to properly generate
RESET as discussed later.
4.3.2 Voltage Reference
A leakage-based voltage reference topology using two different threshold voltage transistors is
used for its low power consumption [52]. However, its original implementation employs a large
decoupling capacitance to ground for noise purposes, leading to a large settling time of 8.4 ms
(with 1 pF decoupling capacitor), which is slower than the voltage divider. This introduces the
risk that, with a fast rising VBAT , DIVVBAT exceeds VREF temporarily while VREF is stabilizing,
causing a false reset release that could be fatal to system operation as shown in Fig. 4.10 (a).
Hence, we connect the decoupling capacitance to VBAT instead of ground and reduce gate length
to decrease settling time.
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Figure 4.10: Problems from using conventional low-power voltage reference (a) false reset release
using decoupling capacitor to ground (b) suppressed reset trigger by using decoupling capacitor to
supply.
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However, as VBAT drops fast, the decoupling capacitor coupled to VBAT lowers VREF , leading
to the danger of an invalid triggering of reset as shown in Fig. 4.10 (b). To avoid coupling to VBAT ,
we instead propose a two-stage reference structure without using the decoupling capacitor to VBAT .
The first stage reference (M1 - M5) provides a reference voltage of about 0.6 V by stacking the
leakage-based voltage references. This acts as a preconditioner and generates a supply voltage for
the second reference stage (M6, M7) as shown in Fig. 4.6. This decouples the reference from VBAT
while the elimination of decoupling capacitance and reduced gate length ensure fast stabilization
(0.39 ms) with a total reference current draw of 59 pA (in simulation with 4.2 V).
In simulation, compared to the conventional 2T leakage-based voltage reference, the proposed
reference improves the line sensitivity and PSRR by the two-stage structure as shown in Fig. 4.11.
The line sensitivity is decreased by 287× from 1 V to 4.2 V, and the PSRR is similar with the
conventional one with a decoupling capacitor of 10 pF up to 1.2 MHz.
Typically, the leakage-based voltage reference requires an analog buffer to load circuits draw-
ing current due to its own low power consumption. However, the buffer consumes higher power
and occupy area than the voltage reference itself. In this proposed voltage reference, since the sec-
ond reference stage only dissipates 11 pA, the first-stage preconditioner can be designed to drive
the load circuit without a buffer with 48 pA.
In addition, the voltage reference generates a proportional to absolute temperature (PTAT)
VBIAS to bias the tail current of the following preamplifier (Fig. 4.6). VBIAS in the voltage reference
can be obtained based on the following subthreshold current equation.
ISUB = µCOX
W
L
(m−1)V 2T e−
VGS−VT H
mVT (1− e−
VDS
VT ). (4.1)
where µ is mobility, COX is oxide capacitance, W is transistor width, L is transistor length, m is
subthreshold slope factor (m = 1 + Cd/COX where Cd is depletion capacitance), VT is thermal
voltage (kT/q), VGS is gate-source voltage, VT H is transistor threshold voltage, and VDS is drain-
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Figure 4.11: Simulated conventional and proposed voltage reference (a) line sensitivity (b) power
supply rejection ratio (PSRR).
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source voltage. Since the same current flows through M1, M2, and M3,
I = µ1COX1
W1
L1
(m1−1)V 2T e
VBAT−VBIAS−|VT H1|
m1VT
= µ2COX2
W2
L2
(m2−1)V 2T e
−VX−VT H2
m2VT
= µ3COX3
W3
L3
(m3−1)V 2T e
VX−VT H3
m3VT
(4.2)
Here, we assume all devices are in weak inversion, their VDS are greater than 5VT , and M2 follows
the subthreshold current equation as VGS is -VX . When VDS >5VT , ‘1-e
−VDS
VT ’ of equation 4.1 is
negligible with less than 1% error. Analogous to VREF in [52],
VX =
m2VT H3−m3VT H2
m2+m3
+
m2m3
m2+m3
VT ln
(
µ2COX2W2L2(m2−1)
µ3COX3W3L3(m3−1)
)
(4.3)
Using VX , VBIAS can be calculated as
VBIAS =VBAT +
−m1VX −m1VT H2+m2VT H1
m2
+m1VT ln
(
µ1COX1W1L2(m1−1)
µ2COX2W2L1(m2−1)
)
(4.4)
Note that MOSFET VT H is complementary to absolute temperature (CTAT) while VT has PTAT
with 0.085 mV/K. Thus, the temperature dependency of VBIAS can be controlled by width and
length of transistors. This VBIAS is designed with proper transistor sizing for TC of 30.4 mV/◦C in
order to relieve the increased PMOS tail current at high temperature.
4.3.3 Comparator and Clock Generator
The two-stage comparator consists of a preamplifier followed by a clocked comparator as
shown in Fig. 4.12. The first stage uses a PMOS input stage to accommodate the relatively low
VREF of 0.3 V. Previously described PTAT VBIAS generated from the reference preconditioner mit-
igates increased tail current of the preamplifier at high temperature, reducing power consumption
by 38 % at 80 ◦C as shown in Fig. 4.13. It consists of a simple PMOS-input differential amplifier
with a NMOS cross-coupled latch. Since tail current is low for low power consumption, the output
voltage is also low (∼0.3 V).
The second stage converts the low preamplifier output voltage to battery voltage (from ∼0.3 V
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Figure 4.12: Comparator transistor diagram.
Figure 4.13: Simulated power consumption of preamplifier over temperature.
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Figure 4.14: Leakage-based oscillator (a) delay cell (b) its half circuit (c) waveform (d) half circuits
for each phase of operation.
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to 3-to-4V). It is a clocked comparator driven by a leakage-based oscillator to reduce power to 343
pW (in simulation with 4.2 V), including the oscillator. The oscillator uses leakage-based delay
stages to provide CLK as shown in Fig. 4.14 (a) [42, 53]. Fig. 4.14 (b) and (c) shows waveforms
and equivalent half circuit diagram for each phase.
In the first phase (Φ1), IN and OUT are low while INb and OUTb are high. Here, M1A and
M2A pull up OUTb whereas M3A and M4A are turned off, and output voltages (OUT and OUTb)
stay at the same values until IN changes. In the next phase (Φ2), IN is changed to VDD by the
previous stage in the oscillator. M1A is turned off while M4A is on. Current charging OUTb is
decided by the leakage current though M1A and M3A which are both turned off. Here, VDS is larger
at M3A than M1A since OUTb is VDD. Thus, the net current discharges OUTb to lower voltage.
On the other side, OUT is increased by leakage current though M2B larger than M4B due to larger
VDS. In the third phase (Φ3), ’VDD-OUTb’ crosses VTHP (PMOS threshold voltage) while OUT
complementally increases to VTHN (NMOS threshold voltage), and thus M3A and M2B are turned
on. It accelerates discharging OUTb and charging OUT since the pull-down current is increased
from leakage to active current. The delay stage is stable and does not have any voltage change
until the previous stage changes IN to ground. In the last phase (Φ4), when IN changes, OUTb
decreases while OUT increases slowly due to leakage current, which is complementary version of
Φ2.
Although the voltage divider, the voltage reference, and the preamplifier consume a constant
power, the power consumption from the clocked comparator and oscillator is proportional to the
operating frequency. Fig. 4.15 shows the power consumption versus the operating frequency
(in simulation with 4.2 V) by changing the transistor size in the oscillator. We set the operating
frequency to 5.4 Hz to save energy, which gives detection period of 185 ms. The comparator
consumes 343 pW (59 %) and allows to design the total power consumption of < 1 nW.
4.3.4 Other Blocks
RESET is controlled by a D filp-flop (Delay Generator) with COMPOUT and CLK as shown
in Fig. 4.6, and its waveform is displayed in Fig. 4.16. As VBAT increases higher than VRELEASE ,
COMPOUT is captured at the rising edge of CLK. It introduces a minimum reset delay of a half
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Figure 4.15: Power consumption versus operating frequency.
Figure 4.16: RESET control.
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a clock period (92 ms in simulation with 4.2 V). However, when VBAT drops below VT RIGGER,
COMPOUT is lowered at the falling edge of CLK, and RESET is immediately asserted without
additional delay. This is desirable since faster reset prevents circuits from the malfunctioning at
low battery voltage.
A low-battery-voltage protector overrides the BSC below 1.1 V to prevent comparator and D
flip-flop malfunction. This circuit consists of a chain of inverters and decoupling capacitors and
uses transistor stacking and diodes to reduce static current to 39 pA (in simulation with 4.2 V).
The input of the inverter chain is connected to VREFH from the reference preconditioner, resulting
in triggering LBVRST at a battery voltage of 1.1 V, providing guardband to ensure correct BSC
circuit operation.
4.4 Reset Propagation Strategy
4.4.1 Reset Propagation Strategy in mm-scale Multi-layer System
The proposed BSC was implemented in the control processor of a 1 mm3-sensor system as
shown in Fig. 4.17, consisting of 5 stacked die layers: 1) solar cells and timer; 2) thin-film Li
battery; 3) DSP processor; 4) control processor and power management unit (PMU); and 5) radio
and sensor interface [2]. The BSC must reset and control the processor on its own layer as well
as the electronics on other layers. Since the mm-scale form factor prevents additional reset signals
from being wirebonded between the layers, the BSC instead overrides the PMU to send a reset
“command” to the other dies using the power supplies.
This is accomplished by manipulating power lines and secondary reset detector in each layer.
Fig. 4.18 shows the operation of reset propagation in the system. As battery voltage is increased
higher than VRELEASE , RESET is released from BSC in CTRL CPU layer. RESET disables the
0.6 V supply being output from the PMU while the 1.2 V supply from the PMU remains enabled.
Secondary reset detectors on the other layers detect this timing difference between the 0.6 V and
1.2 V supply and then reset their individual layers.
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Figure 4.17: 1 mm3-sensor system where proposed BSC is integrated.
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Figure 4.18: Reset propagation in 1 mm3-sensor system.
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Figure 4.19: Conventional level converter.
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4.4.2 Secondary Reset Detector
The secondary reset detector is required to generate a reset signal for its own layer when 1.2 V
is high and the 0.6 V supply is low. The desirable reset signal can be obtained from a conventional
level converter [50] with modification. The conventional level converter (Fig. 4.19) powered by
the 1.2V supply (VDDH) is able to provide a reset signal if the low-voltage differential inputs are
properly applied. The low-voltage differential inputs are generated by an inverter powered by the
lower supply voltage (VDDL). The same approach cannot be applied to the secondary reset detector
since the 0.6 V supply is applied as both a power supply and also a signal. For example, when the
0.6 V supply is at 0 V, the differential input of the level converter becomes zero for both inputs.
Thus, a new circuit is proposed for the secondary reset detector as shown in Fig. 4.20 (a). The
problem in the conventional circuit is solved by a coupling capacitor (CCOUPLE). It generates the
supply voltage of the inverter (INV) that provides differential inputs to the level converter. Fig.
4.20 (b) shows the operation procedure. In the first phase (ΦA), PMU increases the 1.2 V supply
voltage, a coupling capacitor (CCOUPLE) pulls up supply voltage of the inverter (voltage of node
X, VX ) to 1.2 V. The following level converter receives differential inputs with the help with INV,
pulls up VY (voltage of node Y) by a latch, and triggers 2nd RESET (local).
However, in the second phase (ΦB), VX can be reduced by leakage current after long time. To
hold VX high enough to continuously operate the following circuit, MPG is added in parallel with
CCOUPLE . MPG is turned on when VY > ‘VX + VT H,PG’, where VT H,PG is threshold voltage for
MPG. Here, required VX is voltage that overwhelms the other input transistor of the differential
pair and enables VY to be high. Considering voltage across a diode-connected transistor (MDIO),
VDIO, 1.2 V supply voltage needs to be higher than the required VX by ‘VT H,PG + VDIO’ in order
to guarantee the circuit operation even few seconds after high VX is provided by coupling.
As PMU increases the 0.6 V supply, in the last phase (ΦC), the 2nd RESET is released and
VY becomes ground. If INV is powered by voltage higher than 0.6 V supply voltage, there will be
short circuit current through INV since the input is the same as 0.6 V supply voltage. To prevent
this issue, MPG is turned off by VY and lowers VX to ground. In this way, the proposed secondary
reset detector in each layer propagates a reset signal from BSC with low power consumption.
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Figure 4.20: Secondary reset detector (a) proposed reset detector (b) waveform.
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Figure 4.21: Measured operation of BSC and secondary reset detector in the complete sensor
system.
4.5 Experimental Results
Fig. 4.21 shows measured operation of the BSC and the secondary reset detector in the com-
plete sensor system as observed in silicon under several different battery voltage behaviors. Good
control of the primary and secondary reset signal is seen in all cases.
Fig. 4.22 shows measured VREF , VBIAS, and DIVVBAT across temperature and battery volt-
age. The proposed two-stage voltage reference provides a stable VREF over temperature and sup-
ply voltage variation (-307 ppm/◦C temperature coefficient (TC) and 0.14 %/V line sensitivity).
‘VBAT -VBIAS’ has CTAT characteristic with the TC of -1333 ppm/◦C, which mitigates increased
tail current of preamplifier at high temperature by 31 %. Also, over supply voltage, VBIAS tracks the
battery voltage to maintain VSG of the PMOS transistor controlling the tail current. ‘VBAT -VBIAS’
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Figure 4.22: Measured VREF , DIVV BAT , and ‘VRET -VBIAS’ (a) temperature dependency (b) battery
voltage dependency.
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Figure 4.23: Measured operating frequency of oscillator over temperature and battery voltage.
has 3.76 %/V line sensitivity.
DIVVBAT shows rapid drop from 70 ◦C in Fig. 4.22 (a) while it scales well with the battery
voltage, Fig. 22 (b). Its TC is 424 ppm/◦C over 0-to-60 ◦C, but it becomes 3776 ppm/◦C for
60-to-80 ◦C. This is possibly because uneven leakage current between n-well to p-substrate over
the diode stacks. As will be seen in Fig. 4.24, DIVVBAT shifts VRELEASE from 3.58 V to 3.71 V
while moving VT RIGGER from 3.35 V to 3.47 V. Since VHY ST ERESIS is maintained and VRELEASE
and VT RIGGER are changed to higher value, it does not cause any issue such as system oscillation
and circuit malfunction from low VBAT . Although the sensor system will be started from and enter
a reset state at higher VBAT , it can be acceptable since most of charge is stored ∼3.8 V in a Li
thin-film battery of the target application.
Fig. 4.23 displays CLK over temperature and the battery voltage. The frequency is decided by
sub-threshold leakage current, transistor threshold voltage, and internal capacitance. Here, temper-
ature affects both current and threshold voltage while supply voltage changes current only. Thus,
the frequency of the leakage-based oscillator is more sensitive to temperature than supply volt-
age. Fast oscillator frequency results in increasing power consumption of the clocked comparator,
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Table 4.1: Measured reset threshold voltages from 15 chips at 25 ◦C with different battery voltage
transition speed.
leading to higher power of the total BSC. Since most circuits in the target system are designed
in sub-threshold region, power required for other circuits also increases with higher temperature.
Therefore, the total power of the system is not limited by this BSC.
Fig. 4.24 shows measured parameters of the BSC. Fig. 4.24 (a) shows measured, constant
battery voltage triggering low-battery-voltage protector output, LBVRST (Fig. 4.4), (VT H,LBV RST )
across temperature with two different battery transition speeds (0.25 mV/s and 0.8 MV/s). Fig.
4.24 (b) gives measured VRELEASE , VT RIGGER, and VHY ST ERESIS (VRELEASE-VT RIGGER) across
temperature with two different battery transition speeds. From 0 to 80 ◦C, both VRELEASE and
VT RIGGER are increased by 3.6 % due to the diode-stack. However, VHY ST ERESIS is maintained
∼230 mV, which prevents the system oscillation from battery voltage drop.
VHY ST ERESIS Results from 15 dies in Table 4.1 show these threshold voltages for two battery
transition speeds at 25 ◦C and demonstrate tight spreads (<2.3 % σ/µ) and excellent immunity
from coupling to the battery (<20 mV). Fig. 4.24 (c) offers POR delay as a function of final
battery voltage and temperature, which is mainly determined by the period of the leakage-based
oscillator. Profile of the delay is similar to the inverse of CLK frequency in Fig. 4.23. This is a
desirable feature since the circuits designed in sub-threshold region are stabilized in shorter time
by operating faster as temperature and supply voltage increase.
Fig. 4.25 gives the measured average power consumption over 15 dies across temperature
and battery voltage, and includes the power breakdown for each component based on simulation.
As the clock frequency increases, power consumption from the oscillator itself and the clocked
comparator go up. Thus, the power consumption graph is considerably analogous to the CLK
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Figure 4.24: Measured parameters of BSC (a) VT H,LBV RST over temperature from different battery
voltage transition speed (0.25 mV/s and 0.8 MV/s) (b) VT RIGGER, VRELEASE , and VHY ST ERESIS
over temperature from different battery voltage transition speed (0.25 mV/s and 0.8 MV/s) (c)
POR delay over temperature and battery voltage.
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Figure 4.25: Power consumption of BSC (a) Average power consumption from 15 chips over
temperature and battery voltage (b) Power breakdown at 25 ◦C and 3.6 V.
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Table 4.2: Performance summary of the proposed BSC and comparison to other prior works.
frequency in Fig. 4.20 (c) over temperature and the battery voltage.
The die photo and comparison to recent work are shown in Fig. 4.26 and Table 4.2, respectively.
The POR delay of the proposed BOD is longer than typical, which was desirable to allow the ultra-
low power PMU of the 1mm3 sensor node to stabilize. The designed BSC consumes 213× lower
power than prior art, enabling its use in general miniaturized battery-operated and harvesting-
capable nodes with aggressive power budgets.
4.6 Summary
This work demonstrates a low-power battery supervisory circuit (BSC) integrated with a com-
plete 1 mm3 sensor system. Providing power-on reset and brown-out detection, the BSC fabricated
in 180 nm CMOS consumes 635 pW at 3.6 V supply voltage, which is 213× reduction over the
best prior work. This ultra-low power is achieved using a 57 pA, fast stabilizing two-stage voltage
reference and an 81 pA leakage-based oscillator and clocked comparator. The two-stage voltage
reference has a stacked reference preconditioner that generates a supply voltage for the second
reference stage. It improves settling speed of the reference voltage by removing a decoupling
capacitor, which is required in the conventional 2T leakage-based voltage reference due to noise
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Figure 4.26: Die photograph.
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purpose. The 0.2 Hz clock signal from the oscillator is shared for the clocked comparator and delay
generation for power reduction. The clock signal is used in the clocked comparator to converter
low output voltage from the preamplifier to high battery voltage. Once the comparator detects
enough high battery voltage, the clock is reused to make a sufficiently long minimum power-on-
reset delay of 0.8 sec. Moreover, the BSC is tested combined with a complete 1 mm3 sensor
system. It controls the reset functionality of electronics on its own die as well as orchestrates the
reset of other chips by modulating power supply voltages that are monitored by secondary reset
detectors on those dies.
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CHAPTER 5
A Low Power Battery Supervisory Circuit with Adaptive
Battery Health Monitor
5.1 Introduction
Wireless sensor nodes often include an energy harvester that takes energy from a source (e.g.,
solar cell) and transfers it to a battery (Fig. 5.1). Battery voltage (VBAT ) varies over time depending
on the amount of harvested energy vs. system energy consumption. To avoid unpredictable circuit
behavior, a battery supervisory circuit (BSC) monitors VBAT and only enables the system when
VBAT exceeds a certain threshold. Conventional BSCs [44,48,55] typically include a VBAT divider,
voltage reference, comparator, and delay generator (Fig. 5.1 bottom). The divided VBAT (VDIV )
is compared to a predetermined threshold voltage (VT H) (generated using a voltage reference) by
a comparator. The output (compout) either immediately disables the sensor system or enables it
after a delay that provides stabilization time to the circuits.
To prevent oscillation, conventional BSCs employ two fixed threshold voltages, controlled by
an enable signal (Fig. 5.1). The lower threshold voltage, VDISABLE , sets the lowest VBAT voltage
at which circuits operate properly. The higher threshold voltage, VENABLE , provides hysteresis
(VHY ST = VENABLE - VDISABLE) to prevent the system from oscillating between enabled and dis-
abled modes.
In a battery-operated system, the required VHY ST value is directly related to the battery internal
resistance (RBAT ). When VBAT first reaches VENABLE and the sensor node turns on, the additional
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Figure 5.1: Battery supervisory circuit (BSC) for a wireless sensor node (Red: Proposed only).
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Figure 5.2: Operation of conventional BSC with fixed-threshold voltages.
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Figure 5.3: Operation of proposed BSC with adaptive-threshold voltage (VENABLE).
current draw from the system (ISY ST EM) causes an immediate ISY ST EM×RBAT battery voltage drop.
Conversely, when the system is disabled, the reduced ISY ST EM creates an upward spike in VBAT . If
these IR spikes exceed VHY ST , the system will oscillate (Fig. 5.2).
Miniature wireless sensor nodes are unique in that they employ very small batteries with high
RBAT , e.g., 7 kΩ [51], leading to large IR drops. Battery health declines with discharge cycles,
increasing RBAT (e.g., from 7 ∼ 31 kΩ over 1000 cycles [51]) and is also temperature dependent
[56]. As a result, the current BSC approach requires a large VHY ST to accommodate the worst-case
RBAT over its lifetime, which both delays system turn-on time and reduces the usable range of
battery voltages (VUSE) over which the system can operate.
5.2 Proposed BSC
We propose a new BSC that dynamically modifies VENABLE (and hence VHY ST ) to adapt to the
varying RBAT , obtaining an VENABLE,EFF that is constant and independent of RBAT (Fig. 5.3).
When VBAT reaches VENABLE , the RBAT monitor first measures RBAT by inducing a test cur-
rent using decoupling capacitors and measuring the RC response. VENABLE is then updated to
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Figure 5.4: Circuit diagram of proposed BSC with RBAT monitor.
‘VENABLE,EFF + RBAT × ISY ST EM,MAX ’ using a low-power divided voltage reference. VBAT is
compared against the new VENABLE and enabled if VBAT >VENABLE . Otherwise, the system waits
for VBAT to increase until VBAT >VENABLE , at which point the process repeats. This approach
ensures that VBAT remains higher than VENABLE,EFF after the system is enabled. The technique
requires knowledge of ISY ST EM,MAX , which is feasible in small wireless systems that typically have
well-defined operation. In the proposed approach, the effective VHY ST = VENABLE,EFF - VDISABLE
and is independent of RBAT . Hence, VHY ST does not need to be margined for changes in RBAT ,
maximizing the useable voltage range over system lifetime.
Fig. 5.4 shows the proposed BSC circuit diagram. The VBAT divider uses 65 diode-connected
PMOS transistors that give a division ratio of 3.25 / 3.05 when enable = 0 / 1. The VT H genera-
tor includes a leakage-based voltage reference/divider and provides 64 possible analog reference
voltages from 1.06 V to 1.28 V for the adaptive VT H . This reference consumes 77 pA while pro-
viding 319 ppm/◦C TC and 0.17 %/V line sensitivity. It is constructed with a zero-VT H NMOS
87
Figure 5.5: Circuit diagram and operation of proposed RBAT monitor.
transistor for leakage generation at the top of a stack and diode-connected PMOS transistors that
provide multiple outputs. When VDIV >VT H , the RBAT monitor is triggered and produces dout
(6-bit code), which updates the VT H generator based on the current RBAT value. If this causes
VDIV <VT H , enable trigger will remain low since RBAT detection (17.8 ms) is much faster than
the power-on-reset (PoR) delay (>50ms).
Fig. 5.5 shows the proposed RBAT monitor including the test current generator and RC response
calculator. The test current generator operates by first placing decoupling capacitors in series to
discharge them (Steps 1-to-3). This is done gradually to avoid VBAT overshoot, which can damage
circuits in the system. In the final step (4) all capacitors are placed in parallel simultaneously,
creating a large current draw from the battery. This results in an RC voltage curve on VBAT with a
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Figure 5.6: Clock and control signal generation for RBAT monitor.
time constant of RBAT×(CDC,i). This time constant is measured by comparing VDC with its earlier
sampled and divided version VSAMP. A fast ripple counter quantifies the time when VDC <VSAMP.
Since VSAMP is relative to VBAT , dout is insensitive to VBAT .
Note that switch S1 is open during Step 4, protecting the system from the test-induced voltage
drop. Since the system operates from a decoupling capacitance during this time, the test event is
kept short (<65 µs, measured). Note that the test capacitors (CDC1-CDC4) act as standard decou-
pling capacitors in normal operation. The test chip implementation uses 8 test capacitors to limit
VBAT overshoot to 5.6 % of VBAT (measured). Fig. 5.6 describes clock generation, which includes
a slow clock generator for Steps 1-to-3 and a fast clock generator for counting dout. The fast clock
generator runs off a supply regulator that isolates it from the test-induced voltage drop on VBAT .
The delay generator (Fig. 5.4) uses a voltage reference (VREF1) to drive a current source
(IDELAY = 3.3 nA). This charges a capacitor (CDELAY ) that is compared to a second (configurable)
voltage reference (VREF2) to set the PoR delay. Reference VREF1 compensates the TC of the
resistor, resulting in a temperature insensitive delay (0.9
5.3 Measurement Results
Fabricated in 180 nm CMOS, the BSC was tested with a miniature 2 µAh thin-film battery
(1.375 × 0.85 mm2) and a sensor system with ISY ST EM,MAX = 11 µA. The BSC draws 1 nA during
battery monitoring and 10 nJ/conv. for RBAT detection. Fig. 5.7 shows measured VT H wave-
forms as it adjusts to RBAT detection. Fig. 5.8 shows measured dout and VENABLE , demonstrating
good matching across battery resistance. Fig. 5.9 shows a 500 cycle test of the BSC with the 2
µAh battery, showing measured change in RBAT from 16 kΩ - 54 kΩ. The BSC has a maximum
VHY ST tracking error of 27 mV. Assuming 50 mV margin, the proposed system requires an effec-
89
Figure 5.7: Measured oscilloscope waveforms.
Figure 5.8: Measured dout & VENABLE over RBAT & VBAT .
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Figure 5.9: Measured RBAT over discharge cycles & VHY ST tracking error.
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Figure 5.10: Measured standby power & power-on-reset delay.
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Figure 5.11: Die photo.
Table 5.1: Performance summary of the proposed adaptive BSC and comparison to other prior
works.
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tive VHY ST = 50 + 27 = 77 mV. In comparison a conventional BSC requires 656 mV hysteresis to
accommodate the worst-case RBAT = 54 kΩ condition after 500 cycles. The proposed BSC there-
fore provides 2.7× usable battery voltage range (VBAT min/max = 3.2 V / 4.2 V). Fig. 5.10 shows
standby-mode power and PoR delay. Figs. 5.11 and 5.1 show the die photo and a performance
summary with comparison table.
5.4 Summary
This section proposed a battery supervisory circuit (BSC) for wireless sensor nodes that au-
tomatically adapts to varying battery health, as reflected by its internal resistance (RBAT ), and es-
tablishes a constant effective threshold voltage. Compared to a conventional fixed-threshold BSC,
the new design avoids oscillation and widens the usable range of battery voltages, independent
of RBAT . RBAT is measured by inducing a test current using decaps and measuring the resulting
battery RC response time. When tested with a 2 µAh battery and 11 µA sensor system, the BSC
reduces the required hysteresis from 656 mV to 77 mV, increasing the usable battery voltage range
by 2.7×.
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CHAPTER 6
Conclusion
Miniature sensor nodes have recently enabled new application spaces in VLSI. In the continua-
tion of Bell’s Law, the size of computing systems have been shrunk down to cubic-millimeter scale
(e.g. Michigan micro-mote). Especially, since the term “Smart Dust” was coined, rapid advances
in low-power wireless sensor nodes have been driving the realization of Internet of Things. With a
unique feature set such as wireless communication, energy harvesting, the small form-factor, thus
enabling non-invasive and secure placement, the sensor nodes have been developed for a number
of applications such as medical, infrastructure, and surveillance.
There are many challenges to realize miniature sensing systems. One of the most critical chal-
lenges is the small battery storage capacity; the maximum physical battery size is severely limited,
so is the battery storage capacity. As a result, low-power circuit design and energy harvesting tech-
niques need to be investigated to allow the system operation within a very small power budget. In
these miniature sensing systems, there are four different energy flows: 1) energy harvested from
a source to the battery; 2) power delivery circuits; 3) always-on circuits; 4) duty-cycled circuits.
Available energy from the source of the harvester changes depending on the environmental condi-
tion, and the load current also changes considerably due to the duty-cycled operation. In such a
dynamic system, an optimization of the energy harvester and the power converter is a key issue. In
order to minimize the average power consumption to achieve a longer lifetime, always-on circuits
should be designed to meet the extremely low standby power requirement of the system. Also,
duty-cycled circuits need to be power-gated to keep the low standby power. In this dissertation,
several new circuits were discussed that satisfy those requirements.
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First, in Chapter 2, two different energy-efficient oscillators that can be used for power convert-
ers were discussed. They are based on a leakage-based oscillator where the intermediate voltage
region that causes a short-circuit current is quickly restored to the full-rail voltage, and the amount
of the cell delay is determined by charging/discharging the internal nodes through the leakage.
Also, the oscillators provide wide frequency range without any loss in energy efficiency thanks to
a current feeding scheme with gate voltage control. From the fabricated test chip, the proposed
Constant Energy-per-Cycle Ring-Oscillator (CEpCRO) achieves the constant energy-per-cycle of
0.8 J/cycle in 21 Hz ∼ 60 MHz, which is more energy-efficient than a conventional Current-
Starved Ring-Oscillator (CSRO) if operating below 300 kHz at 1.8 V supply voltage. It was also
implemented in a capacitive step-down converter and showed a 56 % improvement in the converter
efficiency with 583 pW load power, compared to a converter using CSRO. Also, another proposed
circuit, Hybrid Ring-Oscillator (HRO), improves energy efficiency by 56 % for > 80 kHz opera-
tions, compared to CEpCRO, by utilizing different modes to reduce switching capacitance.
Second, in Chapter 3, Maximum-Power-Point-Tracking (MPPT) circuit designed for micro-
scale sensor systems was discussed. It takes advantage of the unique structure of a switched capac-
itor energy harvester - it has a small sampling capacitor in parallel with the flying or decoupling
cap in the SCBC that eavesdrops on the voltage transfer that occurs in the voltage converter. The
power delivered to the battery can be determined by integrating the small voltage fluctuations using
correlated double sampling. Since the sampling capacitor is 64.8× smaller in size than the flying
cap, the impact on the conversion efficiency is negligible. By directly tracking the power delivered
to the battery, all parameters of the SCBC can be optimized, including the switching frequency,
the switch size, and the conversion ratio. Compared to the conventional current-mirror type MPPT
circuits, the proposed design incurs no voltage drop and does not require high bandwidth ampli-
fiers. Using correlated double sampling, the measured results in 180 nm CMOS shows that high
accuracy is achieved with only 5 % overhead in the power consumption even at low harvested
currents of 1.4 µA.
Third, in Chapter 4, a low-power battery supervisory circuit (BSC) integrated with a complete
1 mm3 sensor system was discussed. With the power-on reset and brown-out detection, the BSC
fabricated in 180 nm CMOS consumes 635 pW at 3.6 V supply voltage, which is a 213× reduc-
tion over the best prior work. Ultra-low power is achieved using a 57 pA, fast stabilizing two-stage
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voltage reference, an 81 pA leakage-based oscillator, and a clocked comparator. The two-stage
voltage reference has a stacked reference pre-conditioner that generates a supply voltage for the
second reference stage. It improves settling speed of the reference voltage by removing a decou-
pling capacitor, which is required in the conventional 2T leakage-based voltage reference for noise
reduction. The 0.2 Hz clock signal from the oscillator is shared for the clocked comparator and
the delay generation in order to help reduce power consumption. The clock signal is used in the
clocked comparator to convert the low output voltage from the preamplifier to the high battery
voltage. Once the comparator detects a sufficiently high battery voltage, the clock is used again
to generate the power-on-reset delay of 0.8 sec. Integrated with a complete 1 mm3 sensor system,
the BSC controls the reset functionality of electronics on its own die as well as orchestrates the
reset sequence in other chip layers by modulating power supply voltages that are monitored by
secondary reset detectors on those dies.
Finally, in Chapter 5, an adaptive battery supervisory system with a battery quality monitor
was described. It automatically adapts to the battery health, which can be estimated from its
internal resistance (RBAT ), and establishes a constant effective threshold voltage. Compared to a
conventional fixed-threshold BSC, the new design avoids oscillation and widens the usable range
of battery voltages, independent of RBAT . RBAT is measured by inducing a test current using decap
and measuring the resulting RC response time. When tested with a 2 µAh battery and the 11 µA
sensor system, the BSC improves the required hysteresis from 656 mV to 77 mV, increasing the
usable battery voltage range by 2.7×.
The aforementioned circuits in this dissertation can be used to overcome design challenges
caused by the severe size constraints and thus extend the system lifetime. This will usher in an era
of unprecedented applications, which have not been realized using existing technologies.
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